


# **Appendix A**


## **Circuit Diagrams of the Sandia/Michigan EIT System**


The following pages present circuit diagrams for the custom-built portion of the Sandia/Michigan EIT system. The first portion contains diagrams for circuitry in the EIT package, including:


- circuitry to generate reference signals and injection current
- address decoders to initialize latches and electrode counters
- latches to select injection, ground and measurement electrodes from “slow mode” computer commands
- internal counters to select electrodes in “fast mode”
- multiplexers and buffers to and from electrodes
- amplifier, demodulators and low pass filters to process measured voltage signals


Labeled arrows mark connections between circuits on different pages. The circuit schematics are followed by diagrams of header connections between circuit boards, electrodes and the DT2839 data acquisition board.














Interboard header

Numbered boxes represent header pins; DGND = digital ground; AGND = analog ground

Board 1 header

IC pin	From voltage 1 LS157 counter				From voltage 2 LS157 counter				From voltage 1 latch				From voltage 2 latch				From gain latch				C1 (from signal generator)						
	4	7	9	12	12	4	7	9	12	12	4	7	9	12	12	9	8	7	6	5	4	3	2	1	AGND	AGND	AGND
	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	AGND	AGND	AGND	
	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1							
	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40							

Board 2 header

IC pin	To voltage 1 multiplexer					To voltage 2 multiplexer					To PGA202					I1 (to current AD630s)		C1 (to all-pass filter, carrier AD630s)			To DT2839 analog header (unused)								
	17	16	15	14	18	17	16	15	14	18	17	16	15	14	18	1	2	9	8	7	6	5	4	3	2	1	AGND	AGND	AGND
	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND		
	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1									
	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40									

**Headers between multiplexers and electrodes**

Header from board 1 to electrode cable screw terminals

Lines 17 – 48 unused

mux pin	From current and ground multiplexers															
	4	5	6	7	8	9	10	11	26	25	24	23	22	21	20	19
.	.	.	.	16	15	14	13	12	11	10	9	8	7	6	5	4
.	.	.	.	49	50	51	52	53	54	55	56	57	58	59	60	61
electrode	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1

From shield drivers

Header from electrode cable screw terminals to board 2

Lines 1 – 48 unused

.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
.	.	.	.	49	50	51	52	53	54	55	56	57	58	59	60	61
electrode	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1

To voltage buffers

Headers between DT2839 and EIT electronics

Header between DT2839 digital I/O terminals and board 1

Digital I/O bit	To LS138 (address decoder)																To latches												
	07	06	05	16	15	14	13	12	11	10	9	8	7	6	5	4	3	02	01	00									
20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1										
21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40										
DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND										

Header between DT2839 analog I/O terminals and board 2

To pin 40, board 2, interboard header		To pin 1, board 2, interboard header	
AGND	1	16	Q3, current quadrature C3, current carrier Q2, voltage quadrature Voltage components measured by DT2839
	2	15	
	3	14	
	4	13	
	5	12	
	6	11	
	7	10	
	8	9	C2, voltage carrier